SRF55V01P | SRF55V02P | SRF55V02S | SRF55V10P | SRF55V10S
SRF55V10S Datasheet
Chip Card & Security ICs
my-d® vicinity
SRF 55V10S
Intelligent 10 Kbit EEPROM with Contactless Interface compliant to ISO/IEC 15693 and ISO/IEC 18000-3 mode 1 and Security Logic
Secure Mode Operation
Datasheet : SRF55V10S.pdf
Features
- Contactless Interface
- Physical Interface and Anticollision compliant to ISO/IEC 15693 and ISO/IEC 18000-3 mode 1
- contactless transmission of data and supply energy
- carrier frequency: 13.56 MHz
- data rate up to 26 kbit/s
- anticollision with identification of up to 30 tags/sec
- read / write distance up to 150 cm depending on reader antenna configuration
- Physical Interface and Anticollision compliant to ISO/IEC 15693 and ISO/IEC 18000-3 mode 1
- 10 Kbit EEPROM
- ISO mode – block organization of memory
- up to 248 blocks of user memory (block size 4 bytes) applicable for plain memory only
- Custom mode – page organization of memory
- up to 128 pages of user memory (page size 8 bytes for data storage and 2 bytes for administrative purposes in addition)
- configurable number of sectors (1 to 15) and sector size (1 to 128 pages)
- configurable Key Area with up to 14 key pairs and configurable User Area
- Unique chip identification number (UID)
- EEPROM programming time per block/page < 4 ms
- EEPROM endurance > 100,000 erase/write cycles
- Data retention > 10 years
- ISO mode – block organization of memory
- Value Counters: up to 65536 (value range from 0 to 216-1)
- each page in the User Area is configurable as a Value Counter
- support of Anti-Tearing
- Security Features
- State-of-the-art challenge and response security algorithm
- 2-way mutual authentication with 64-bit key
- 2 keys per sector enable hierarchical key management
- multi-level security structure possible
- individual access rights for each key within a sector of each page
- only one sector can be accessed at a time
- 32 bit message authentication code (MAC) verifies data integrity
- Transport key on chip delivery
- State-of-the-art challenge and response security algorithm
- Electrical characteristics
- ESD protection minimum 2 kV
- Ambient temperature –25 … +70°C (for the chip)